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This thesis proposes to work on a parallelization method to speed up the
computational runtime of the particle filter algorithm for multiple targets
tracking. CUDA programming is utilized to execute the original implementation
of the particle filter algorithm on GPU. The thesis provides a detailed discussion
of the background information on the relevant topics. And then a presentation of
the code architecture changes is followed. The detailed CUDA-based
implementation is illustrated and discussed, which is followed by a discussion and
comparison of the results obtained from a series of tests.
In this thesis, the introduction and description of the basic particle filter
are presented first. Detailed illustrations of each step in the original
implementation of the particle filter algorithm, which is executed sequentially on
CPU, are provided. Then, background information of parallel programming
technologies is provided, such as GPGPU and CUDA programming. The new
design of the CUDA based implementation of the particle filter algorithm is
proposed to speed up the execution of the original implementation, which is
executed on CPU. Moreover, a detailed explanation of the CUDA-based
implementation is given.
Finally, the thesis will demonstrate the test results for both CPU and
CUDA implementation as a comparison. The experiments indicate that the
CUDA implementation can obtain a maximum of 7.5x speedup over the original
implementation. After implementing more results and comparison, it was
concluded that the CUDA implementation was significantly faster than the CPU
version. Furthermore, the CUDA version still has much space for future
optimizations to increase its performance.
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CHAPTER 1
Problem Statement, Objective and Contributions
1.1 Problem Statement
The problem addressed in this thesis is the long execution time of the
particle filter algorithm executed on sequential Central Processing Units (CPUs).
The problem is solved by the parallelization of the particle filter algorithm using
Compute Unified Device Architecture (CUDA) programming, targeting
CUDA-capable Graphics Processing Units (GPU) architectures. In the past 30
years, the majority of the algorithms were written only to exploit a single core [2].
It was a reasonable approach since most of the consumer CPUs in personal
computers only had a single core. The processor ran with a significantly high
frequency, which provided reasonable performance for many computing problems.
Today, even low-end, low-power central processors have two or more cores per
die. Therefore, it is natural to attempt to develop algorithms to take benefit of
such parallel processors. Multithreading is regarded as the ability of CPUs to
execute multiple threads concurrently. Multithreading decreases execution time
by splitting different tasks up, which are then executed by different threads on
the CPU. In 2006, NVIDIA introduced CUDA, a general-purpose parallel
computing platform and a programming model for GPUs, which can help solve
many complex computational problems more efficiently compared to CPUs [2].
This thesis proposes to speed up the particle filter algorithm for tracking
multiple targets using CUDA programming. The thesis first discusses the
background information on the advantage of the particle filter algorithm in
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object tracking compared to other algorithms and the advantage of parallel
processing, specifically CUDA programming, for speeding up parallel
computation tasks. The remainder of the thesis focuses on how to meet the
proposed performance goals. An illustration of the original implementation of the
particle filter algorithm that used OpenCV libraries and executed on
general-purpose CPUs is presented. Next, a parallel implementation is proposed
to improve the performance of the existing algorithm. To that end, we propose to
use CUDA programming targeting NVIDIA’s General Purpose Computing on
Graphics Processing Units (GPGPUs). Then, we also demonstrate it on real-time
videos. Finally, the thesis analyzes and compares the performance results of the
traditional algorithm of the implementation on CPU and the CUDA based
implementation of the particle filter algorithm.
1.2 Objectives
A primary goal of the thesis is to present an approach using CUDA
programming to accelerate the particle filter algorithm for tracking objects in
real-time videos. The CUDA based implementation will be developed starting
from an open-source project [3] of the particle filter algorithm that used OpenCV
libraries. The original program was only single-threaded and executed serially on
CPUs. Several types of experiments are conducted to investigate and to validate
the CUDA based implementation of the particle filter algorithm.
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1.3 Contributions
This thesis provides a method to parallelize using CUDA programming
the CPU sequential implementation of the particle filter algorithm. The key
contributions of this thesis are as follows:
• Describe the implementation with CUDA programming of the particle filter
algorithm. The focus is on the modified portions of the original code.
• Conduct comprehensive experiments to investigate and validate the
scalability of the CUDA based implementation.
• Demonstrate the CUDA implementation on real-time video streams from a
camera connected to the computer.
• Provide the CUDA based implementation of the particle filter algorithm as
an open-source code repository.
• Discuss potential future improvements to the CUDA based implementation.
1.4 Thesis Organization
Chapter 2 presents an overview of the particle filter algorithm and
describes the related work. Chapter 3 describes the related work. Chapter 4
introduces the background information about parallel computing and CUDA
programming. Chapter 5 describes the CUDA based parallelization of the particle
filter algorithm. Chapter 6 provides a comparison of the results determined with
implementation on different processing platforms, including on real-time video
streams. Chapter 7 concludes the thesis and discusses ideas for future work.
4
CHAPTER 2
Background on the Particle Filter Algorithm
In this chapter, we first provide an overview of the particle filter
algorithm. Then, the current limitations of the particle filter algorithm and
challenges for tracking objects are discussed. The primary motivation of this
thesis is the long computational runtime of the particle filter algorithm. In the
third section, we illustrate the original sequential implementation of the particle
filter algorithm. Finally, we profile the algorithm in order to identify the portion
that dominates the computational time.
2.1 Background Information
Object tracking is an essential task in the field of modern video
surveillance. The traditional implementation of tracking algorithms for video
streams has been done typically on prerecorded videos. On the contrary,
surveillance systems require the camera to implement tracking algorithms, such
as the particle filter algorithm, on live video for real-time analysis, for example,
for person detection and tracking [4] shown in Fig. 2.1. However, many tracking
algorithms require high computational resources. Therefore, the processing of
these algorithms is often implemented via parallelization approaches. Field
Programmable Gate Array (FPGAs), GPGPUs, and Digital Signal Processors
(DSPs) were used as parallelization solutions [5]. In this thesis, an approach for
speeding up the particle filter algorithm using CUDA programming is proposed.
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Figure 2.1: An example of using the particle filter algorithm to track persons.
2.2 Description of Particle Filter Algorithm
The particle filter algorithm is a signal processing method, which has the
advantage that it can handle non-linear and non-Gaussian systems [6]. The
particle filter algorithm combines Bayesian estimation and sequential Monte
Carlo Sampling with better performance for non-linear and non-Gaussian
systems. That includes surveillance, object tracking, computer, and robot vision,
widely used in real-world applications [5]. The particle filter algorithm has been
shown to perform better compared to Kalman filters due to its robustness and
effectiveness [7, 8].
2.2.1 Bayesian Estimation
For estimation problems, we use the following state model of state space
representation to estimate the state of a dynamic system changing over time [5]:
6
xk = fk−1(xk−1,wk−1), (2.1)
where fk−1 is a possibly nonlinear function of the state xk, and wk−1 is the
process noise. Discrete-time steps are represented by k. The measurement
model describes the measurement of a dynamic system, as follows:
yk = hk(xk, vk), (2.2)
where hk is a possibly nonlinear function. yk is the measurement vector and vk is
the measurement noise. From the standpoint of Bayesian estimation, state
estimation problems such as object tracking and signal filtering are solved by
calculating the posterior probability density function (pdf) p(xk|y1:k) recursively
via the measurement vector yk and the prior pdf p(xk|y1:k−1). This estimation
process is specifically done in two stages: Prediction and Update, which are
described next. Fig. 2.2 describes the simple process of Bayesian estimation
including Prediction and Update stages from time k − 1 to time k.
1) Prediction. Suppose the pdf p(xk−1|y1:k−1) at time k − 1 is known,
then, the prior pdf p(xk|y1:k−1) at time k is obtained by using the state model
equation 2.1 and the Chapman-Kolmogorov equation [9], as shown in equation 2.3
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Generally, the state transition of the system is assumed to follow the first-order
Markov model. That means that the current state xk is only dependent on the
state of previous time step xk−1. The fact that p(xk|xk−1, y1:k−1) = p(xk|xk−1) has
been derived from this assumption. The pdf p(xk|xk−1) is the transition model
that generally is assumed. In this thesis, we use a second-order, auto-regressive
dynamical model which is give in equation 2.4:
xk − x̄ = A2(xk−2 − x̄) + A1(xt−1 − x̄) +B0wk. (2.4)
This equation predicts the next state based on the previous two plus some nose
wk that is generated from a Gaussian distribution.
2) Update. At time k, the measurement yk is known, which can be used to





As shown in equation 2.5, the posterior pdf p(xk|y1:k) is described by three
terms [9]: the likelihood function p(yk|xk), the prior pdf p(xk|y1:k−1) given by the









The likelihood function p(yk|xk) is defined by the measurement model
given by equation 2.2 and known as the measurement noise vk, which is the
observation model that specifics the likelihood of an object being a specific
state(i.e. at a specific location). In this thesis, we use a simple HSV histogram
model. Equation 2.6 is given by applying Chapman-Kolmogorov equation which
is shown in equation 2.7:














In the Update phase, the posterior pdf p(xk|y1:k) at time k is obtained by
modifying the prior pdf p(xk|y1:k−1) with measurement vector yk. The two
recurrence relations given by the equations 2.3 and 2.5 represent the basis of the
Bayesian estimation [9]. From the above equations, we can have the conceptual
solution of the posterior pdf p(xk|y1:k). However, the recursive propagation of
posterior pdf is only a conceptual solution. The solution cannot be determined
analytically for a nonlinear and non-Gaussian system. In order to solve this
problem, a sequential importance sampling (SIS) using Monte Carlo (MC)
method is introduced here to obtain an equivalent representation of posterior pdf
for the optimal Bayesian estimate.
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2.2.2 Sequential Importance Sampling
Sequential importance sampling is regarded as a MC method to estimate
the required posterior pdf p(xk|y1:k) by a set of random samples with associated
weights [6, 10]. MC simulations compute the estimates based on the samples and
weights. The estimate consists of an equivalent representation to the functional
description of the posterior pdf.
The following explanation of sequential importance sampling is adapted
from the study in [9]. Suppose we have a set of random particles {xi0:k, wik}
Ns
i=1
sampled from the posterior pdf p(xk|y1:k), where {xi0:k, i = 0, ..., Ns} is a set of
support particles with associated weights {wik, i = 0, ..., Ns} and the set of all
state steps to time k is x0:k = {xj, j = 0, ..., k} [9]. The weights are normalized to




wikδ(x0:k − xi0:k). (2.8)
The weights wik are decided by importance sampling [11, 12]. Specifically,
suppose p(x) ∝ π(x) and π(x) is a probability density from which p(x) is difficult
to sample, because it is posterior pdf. However, π(x) as a probability can be
evaluated and p(x) is up to proportionality of π(x). In order to solve this
problem, a proposal q(x) called an importance density is proposed. xi can be










Equation 2.10 presents the normalized weight of the ith particle. Hence, the





Now, the problem that it is difficult to sample from posterior density
function has been solved by sampling particles from importance density q(x).
Back to the recursive derivation of weights, we suppose that the q(x0:k|y1:k)
estimates the posterior density of all the states of the time up to k. The
importance density can be factorized as:
q(x0:k|y1:k) = q(xk|x0:k−1, y1:k)q(x0:k−1|y1:k−1). (2.12)















The weight equation can be defined as in equation 2.14 by substituting equations









In addition, if q(xik|xi0:k−1, y1:k) = q(xik|xik−1, yk), the importance density is only










wikδ(xk − xik). (2.16)
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The weights wik are defined as in equation 2.15. The estimation is close to true
posterior density p(xk|y1:k). A pseudocode description of the sequential
importance sampling particle filter algorithm is given in Algorithm 1 listed
below. Ns particles are sampled from q(xk|xik−1, yk) and assigned weights
recursively according to equation 2.15.
Algorithm 1 Sequential Importance Sampling Particle Filter
1: [{xik, wik}
Ns
i=1] = [{xik−1, wik−1}
Ns
i=1, yk]
2: for i = 1 to Ns do
3: Draw xik from q(xk|xik−1, yk)
4: Assign the particle a weight, wik according to equation 2.15
5: end for
2.2.3 Degeneracy Problem
A common problem of the SIS particle filter is the degeneracy
phenomenon. That is, after a few iterations, all of the particles will have
negligible weights, and only one particle remains with a large weight compared to
others [12]. Besides, the variance of the importance weights increases over time.
When the number of particles whose contribution becomes insignificant, most of
the computation will be wasted on that. That significantly decreases the
performance of the approximation, as shown in Fig. 2.3. In this figure, the sizes
of the dots represent the weight of the particle, and after a few iterations, most of
the particles have negligible weights, only one particle remains with a large
weights. An appropriate measure of degeneracy is the effective sample size Neff
described in [11,13].
14
Figure 2.3: An illustration the degeneracy problem.
Neff =
Ns
1 + Var(w∗ik )
, (2.17)
where w∗ik is the true weight, which cannot be evaluated exactly. So, an estimate








where w∗ik is the normalized weight obtained using equation 2.14. Equation 2.18
indicates that when the number of effective particles is small, the variance of
weights will be large. As a result, the degeneracy tends to be severe. In order to
solve the degeneracy problem, the resampling method has been introduced, which
is described in the next section.
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2.2.4 Resampling
The main idea of resampling is to eliminate the particles that have small
weights and compute the particles with large weights. A new set {xi∗k }
Ns
i−1 is




wikδ(xk − xik). (2.19)
More specifically, the particle with the largest weight creates the most
copies. The particle with the second-largest weight creates the second-largest
number copies. The rest can be processed in a similar manner. After resampling,
the basic particle filter algorithm is complete. The pseudocode of the particle
filter algorithm is described in Algorithm 2.
Algorithm 2 The Particle Filter
1: for each i = 0 to N do
2: Particle x
(i)
0 from initial prior p(x0)
3: end for
4: for each time step k do






l i) ⇐ p(yk|xik)
8: wik ⇐ wik/Σn w
(n)
k
9: [{xik, wik,−}ii−1] =Resample [{xik, wik}ii−1]
10: end for








In Algorithm 2, at time k = 0, the particles are initialized according to the
prior pdf p(x
(i)
0 ). And at each time step from 1 to N, the particles are sampled
from the importance density p(xk|xk−1i) and assigned weights. Then the weights
16
of the particles are normalized. Resampling as described in equation 2.19 is
presented to generate the new set of the particles.
2.3 The Implementation of the Particle Filter Algorithm on CPU
In this section, we discuss the initial implementation of the particle filter
algorithm that is used in the OpenCV libraries and was intended to be executed
on general-purpose CPUs. The objects in prerecorded video files can be tracked
accurately with relatively low latency for cases when the number of particles is
small. However, when the number of particles is increased, the execution time
increases significantly. Next, we describe the main steps of the implementation
executed on CPUs with the help of Fig. 2.4. In addition, some portions of the
code are discussed for a better understanding of the original implementation on
CPU.
1) Initialization. Once the first frame of the video is read, the objects to
be tracked are selected by users manually, and then the particles are initialized in
the center of the rectangle region, which is created by users. In the case of
dynamic or real-time detection, manual selection is replaced with an automatic
method to detect the object of interest, such as a face for face detection
applications. Each particle is generated with its own weight and its location
information. In our implementation, the particles are initialized in the center of
the region of interest (ROI) with zero weight [14]. Next, the initial likelihood for
each particle is calculated by computing the Hue histogram of the ROI. Because
all the particles have the same location information, the initial likelihoods of all
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Figure 2.4: Flowchart of the sequential particle filter algorithm.
particles are the same. In the sequential implementation of the particle filter
algorithm on CPU, the model is processed by the commander function, which
controls all the processes including Initialization, Transit and Resampling.
The particle will be assigned to the object to track. The Figs. 2.5, 2.6, and 2.7
describe the original code of the Initialization session that we discussed above.
Once all the particles are initialized, the algorithm moves to the next step, the
Transition.
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1 // Assign one p o l i c e to handle one t rack ing ob j e c t and s to rage a l l
the p o l i c e s in the vec to r p o l i c e s
2
3 void Commander : : i n i t i a l i z e ( const cv : : Mat &frame , const std : : vector
<cv : : Rect> &pv)
4 {
5 std : : vector<cv : : Rect > : : c o n s t i t e r a t o r i t ;
6 f o r ( i t = pv . begin ( ) ; i t != pv . end ( ) ; i t++)
7 {
8 Po l i c e ∗pp = new Po l i c e ( frame , ∗ i t , NUM DOGS PER POLICE) ;
9 p o l i c e s . push back (pp) ;
10 }
11 }
Figure 2.5: The initialization of each tracking object under Commander class.
1 // Assign each p o l i c e ( ob j e c t ) with many dogs ( p a r t i c l e s ) , and
i n i t i a l i z e the parameters in fo rmat ion f o r each p a r t i c l e s
2
3 Po l i c e : : Po l i c e ( const cv : : Mat &frame , const cv : : Rect &rect , const
i n t num dogs )
4 {
5 ColorHistogram ch ;
6 cv : : Mat imgROI = frame ( r e c t ) ;
7 cv : : Mat ∗ h i s t = ch . getHueHistogram ( imgROI , 40) ;
8
9 f o r ( i n t i = 0 ; i < num dogs ; i++)
10 {
11 Dog ∗pd = new Dog( frame . co l s , frame . rows , rect , h i s t ) ;
12
13 dogs . push back (pd) ;
14 num dogs = num dogs ;
15 }
16 }
Figure 2.6: The initialization of particles for each object by the constructor of
Police class.
2) Transition. During the Transition, all the initial particles are updated
to be the predicted particles. The predicted particles are assigned randomly to
the locations generated from a Gaussian distribution as to fill the image. The
predicted particles assigned outside the image are restricted inside the frame
through scaling. During the next step, the calculation of the likelihood function
for each predicted particle presenting at the object region is calculated by
computing its new Hue histogram of the rectangle region in which the predicted
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1 //Create the r e l e van t parameters f o r each p a r t i c l e s ( dog )
2
3 Dog : : Dog( const i n t fw , const i n t fh , const cv : : Rect &rect , cv : : Mat
∗ h i s t )
4 {
5 th i s−>fw = fw ;
6 th i s−>fh = fh ;
7 th i s−>x0 = th i s−>xp = th i s−>x = r e c t . x + r e c t . width / 2 ;
8 th i s−>y0 = th i s−>yp = th i s−>y = r e c t . y + r e c t . he ight / 2 ;
9 th i s−>sp = 1 . 0 ;
10 th i s−>s = 1 . 0 ;
11 th i s−>width = r e c t . width ;
12 th i s−>he ight = r e c t . he ight ;
13 th i s−>h i s t = h i s t ;
14 th i s−>weight = 0 ;
15 }
Figure 2.7: The initialization of parameter information for each particle by the
constructor of Dog class.
particle is located. The location is assumed to be the center of the region. The
Bhattacharyya Distance in Hue histograms of rectangle regions between initial
particles and predicted particles decide the weight of the predicted particles.
More specifically, if the distance is small, then the predicted particles are
assumed to be very close to the tracked object and therefore, they are given large
weights. In contrast, the particles that are far from the tracked object are given
small weights.
3) Normalization. The weights of the predicted particles are normalized
within the (0,1) range and then sorted from the largest to the smallest.
4) Resampling. Based on the weights computed before, the predicted
particles with larger weights are copied. Specifically, the number of the copies of
predicted particles is decided by their percentages of weights in the total weight.
The particle with the largest weight is copied the largest number of times. The
particle with the second-largest has the second-largest copies. The rest can be
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Figure 2.8: Portion of the gprof output profile that shows the function calls that
take most of the execution time.
done in the same manner. The predicted particles present the predicted location
information of the tracked objects.
2.4 Computational Complexity of the Sequential Implementation
Before using CUDA programming to parallelize the particle filter
algorithm, we identified the portions of the algorithm that dominate the
computational runtime. We profiled the original implementation on a Linux
machine with a profiler tool called gprof [15] which allows programmers to learn
where the program spent its time and which functions called which other
functions while it was executing. By analyzing gprof ’s output file shown in Fig.
2.8, we found that approximately 80% of the execution time is taken by the
calculation of the likelihood function, which computes the histograms and
weights of the particles. The algorithm computes the histogram for a rectangle
region of pixels formed by a particle, and this must be done separately for all
particles. Thus, when the video resolution and the number of particles increase,
the computational runtime is dominated by this portion of the overall particle
filter algorithm. That is why our implementation will specifically focus on that
portion of the algorithm.
Fig. 2.9 and Table. 2.1 show the variation of the execution time of the
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Figure 2.9: Variation of the Execution Time of the particle filter algorithm with
respect to the number of particles when executed sequentially on a CPU.
Video Resolutions 1024 Particles 3072 Particles 6144 Particles 9216 Particles
360P 1.503 1.7269 2.0641 2.3781
480P 3.7068 7.8876 14.2961 20.7397
720P 6.1271 14.577 27.4292 40.0471
1080P 11.0366 27.28 50.9217 75.434
2K 21.8365 57.2425 109.9543 163.2318
Table 2.1: The concrete data of the variation of the Execution Time of the particle
filter algorithm with respect to the number of particles when executed sequentially
on a CPU.
initial particle filter algorithm on a traditional CPU. In the figure 2.9, we can see
that the execution time increases dramatically with the increase in the number of
particles. The total execution time of the test video without tracking is 3
seconds. However, in Table. 2.1 when the video resolution is increased to 1280 x
1080 pixels with 9216 particles, the execution time increases to 75 seconds. To
address the problem of this poor scalability, in this thesis, we propose to use
CUDA programming to improve the computational speeds for larger video
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resolutions and numbers of particles.
2.5 Summary
In this chapter, we discussed the theory behind the particle filter
algorithm, which combines Bayesian estimation and sequential importance
sampling. Also, the resampling method is discussed because it used as a
technique to address the degeneracy problem. The original implementation [3]
(that is used a reference or base case in this thesis) of the particle filter algorithm
on CPUs was described in detail then. Before implementing the particle filter
algorithm on GPUs using CUDA programming, we profiled the algorithm to find
out the portion that dominated the execution time and scaled the initial





Many of the previous research efforts focused on improving the execution
speed of the particle filter algorithm by parallelizing the algorithm to take benefit
of different types of parallel hardware platforms. In addition, previous research
efforts focused on algorithmic techniques to accelerate the algorithm by
optimizing the Bayes approximation. An example in this algorithm is the study
in [16], which used variational Bayes approximation [17,18] as one-step
approximation to draw necessary moments from the Ns particles, which can yield
a single-component marginalized filtering distribution. The simulations show the
equivalent approach provided the best performance as an approximation of the
posterior pdf at a shorter execution time.
Next, we provide a survey the most relevant previous studies that improve
the execution time of the particle filter algorithm through parallelization
approaches to take benefit of dedicated parallel hardware. A first type of such
hardware is the FPGA. For example, the study in [19] improves the execution
time of the particle filter algorithm in tracking applications by implementing
parallel pipelining versions of the algorithm to be executed on FPGAs. More
specifically, they investigated two techniques. In the first technique, consecutive
loops inside the algorithm are merged, which in turn helps to reduce the
execution time. In the second technique, sequential loops are implemented in a
pipeline fashion to improve the throughput and execution time. The simulation
results showed the fact that the optimized implementation was up to 11x faster
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than the unoptimized one, for 1,000 particles. However, their experiments were
not conducted in the context of tracking objects in videos. Instead, they used the
particle filter algorithm to estimate the state of a complex system described by a
state space model.
The study in [20] proposed a Metropolis coupled Markov Chain Monte
Carlo (MC)3 approach [21] to address the problem of long computational time of
the particle filter executed on a hardware-software platform. The hardware is
based on the COordinate Rotation DIgital Computer (CORDIC) and random
number generator (RNG). The software portion is executed on the Microblaze
embedded software processor. They reported a speed-up of 3.97x compared to
serial single hardware and software implementations and 72.28x compared to a
software implementation.
The study in [22] proposed a parallel implementation of a histogram-based
particle filter for object tracking on smart cameras based on single instruction
multiple data (SIMD) processors. First, their approach extracts the relevant
image features and store them in the external memory and then they are
reorganized into the line memory in SIMD processor. Then the parallel
computation of color histograms is processed by computing each row of particle
regions in parallel. In their performance analysis, they tested the implementation
on a desktop computer with five video sequences from the PET 2001 data set.
They used 320 particles. In the HOG-based particle filter, their method
outperforms the standard implementation when the particles are more then 175
particles. In color-based tracker, their method can achieve at most 30 images per
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second. Their studies shows that it is possible to port the histogram-based
particle filter to smart camera based on SIMD processors.
Although many of these FPGA-based implementations provide significant
improvements, they suffer from not being very portable. In other words, these
implementations can be executed out of the box only on the specific FPGAs that
they are targeted for. In this thesis, our focus is however on parallelization of the
particle filter algorithm using CUDA which has the advantages of being more
platform independent and easier to learn and more accessible to a larger number
of programmers, compared to FPGA approaches that require very specialized
VHDL or Verilog programming skills. Therefore, we next describe previous
studies that also used CUDA programming to speed up the particle filter
algorithm.
The study in [23] proposed a CUDA implementation of visual tracking by
applying the particle filter algorithm with pixel ratio likelihood that was
executed on GPGPU. Their implementation can be divided into two parts. In
the first part, they implemented colored-object tracking in a general scene, where
the object appearance is unknown, and it may vary in time. This approach
evaluates the likelihood of the rectangle target region based on its color. In the
second part, they implemented hands tracking of a car driver [24,25]. It is based
on a pixel ratio likelihood that was applied with the different observation model
compared to the object tracking in a general scene. In this model, the likelihood
for hands tracking includes two parts: left hand and right hand. These two
likelihood functions form the basis of the weights of the particles. Their
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implementations were tested on several GPUs platform individually GeForce
GTX285, GTX675M, and Tesla C1060. The performance of the algorithm
achieved 30 fps, for 8192 particles. The hands tracking of a car driver achieved
more than 10 fps, for 8192 particles.
The study in [26] proposed a CUDA implementation of the particle filter
algorithm that used appearance-adaptive models [27] executed on GPU. The
prediction step of the particles is parallelized in two kernels using the Mersenne
Twister kernel [28] provided by the CUDATM SDK. Each thread generates two
random numbers. The calculation of the particle weights is processed by two
kernels using appearance-adaptive models to calculate the likelihood of the
object. The size of the reference object template is 42 x 32 pixels. Each thread
processes one column of the template. In the normalization step of the particle
weights, the calculation is done with the use of the parallel reduction [29]. They
reported that the execution time of the parallelized particle filter algorithm
implementation achieved a speed-up of 30x compared to the CPU
implementation, for 512 particles and for a 96 x 64 video resolution. In their
experiments, the communication delays for transferring images from CPU to
GPU have not been taken into account. The delay time of transferring data may
have a significant increase on the execution time of their CUDA implementation
and decrease the overall performance improvements.
The study in [30] proposed a CUDA implementation of the particle filter
algorithm for pedestrian detection and tracking at night-time. CUDA
programming is used to speed up the execution time of this implementation. The
27
pedestrian detection is performed by the Adaboost algorithm based on Haar-like
features. The pedestrian tracking is processed by the particle filter algorithm on
HSV histogram features. In their experiments, the dataset was from the videos of
the Korea Internet and Security Agency. The videos are downsized to 480 x 320
video resolutions. The authors reported that the processing speed of the GPU
implementation is 6.4x faster compared to the CPU implementation.
The study in [31] proposed the parallelization of the particle filter
algorithm in a single target video tracking application. Multiple styles of parallel
programming were used to increase the efficiency of the particle filter algorithm.
First, the authors implemented the algorithm in MATLAB. Then, the code in
MATLAB was translated to C line by line. The next step after the C
implementation is to parallelize the Update step portion of the algorithm using
OpenMP. There are two parts in their CUDA implementations of the particle
filter algorithm. First, they parallelized the Update step of the algorithm using
CUDA. Second, they parallelized the algorithm with a full CUDA
implementation. In their experiment, the input was a synthetic video sequence.
The resolution of the video was 128 x 128 pixels. They reported that the full
CUDA implementation was not faster than the OpenMP implementation until
around 9,000 particles are used. The CUDA implementations achieved the
maximum speed-up of 32x compared to C implementation for 100,000 particles
for 10 frames. The corresponding execution time of the CUDA implementation
was 252 milliseconds per frame.
The study in [32] presented a parallelized implementation of a
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decentralized particle filter for multiple objects tracking. The authors
investigated two variants of the implementation. In the first variant, they
performed multiple objects tracking by assigning one tracker to one object. The
trackers were executed sequentially on GPU. Another variant is to group memory
transfers and kernel executions together. In their experiments, several video
datasets were tested. They reported the average speed-ups of 5x for 1,000
particles.
Tables 3.1 and 3.2 provide a comparison of the proposed work to these
previous studies. From the tables, we can see that most of the previous work
executed on GPUs used low-resolution videos to test the performance of the
CUDA based implementation. For example, the study in [26] used 96 x 64 videos
as input. As a result, the execution time for each frame in [26] is only 7.51ms.
However, in real tracking applications, most of the cameras use at least 640 x 480
resolution. In other words, 96 x 64 video resolution is not feasible for real-world
tracking application. In this thesis, we investigate video resolutions from 640 x
360 to 3840 x 2160 pixels to show the possible performance of the parallelization
of the particle filter algorithm. In addition, although some previous studies had
dramatic speed-up, they used a large number of particles in their experiment.
This is because as the number of the particles increase, the execution time of the
particle filter algorithm on CPU increases dramatically. The dramatic speed-up
is obtained by apply a large number of particles to the algorithm. For example,
in [31], 10,000 particles were used to track the object. The study in [30] is the
closest to the proposed work in this thesis. It is based on the HSV histogram to
update the weights of the particles. This model is also used in this thesis to
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update the weights of the particles. However, in their study, the details of the
parallelized implementation were not described, and the platform is unknown.
The speed-up of the CUDA based implementation in this thesis is 7.5x, which is
better than theirs which is 6.4x. The study in [32] used a testing platform that is
the closet to the one in this thesis. The proposed work in this thesis achieved a
speed-up of 7.5x, which is better than the approach in their study that is 5x
speed-up.
While many of these parallelized implementations can perform
dramatically better than their sequential counterparts, many previous studies do
not specify details about their configuration of the particle filter beyond simple
parameters. Because of that, it is hard to draw a conclusion as to what is the
best parallelization of the particle filter algorithm among these previous studies.
Also, most of the previous studies do not provide a comprehensive demonstration
of the performance of the CUDA based implementation. Different from the
previous studies, in this thesis, the detailed configuration of experiments on
CUDA is given to explore the performance of the CUDA based implementation
of the particle filter algorithm. Not only a series of prerecorded videos with
different resolutions have been tested to investigate the performance of the
particle filter using CUDA programming, but also the real-time video stream
from a web camera has been tested with the parallelized algorithm to investigate
the potential of the parallelized particle filter algorithm in real-time tracking
applications. Furthermore, the detailed CUDA based programming is provided as
an open-source code repository to present a clear view of the parallelization of




































































































































































































































































































































































































































































































































































































































































































































































































































































































































In this chapter, a survey about the previous studies on the parallelization
of the particle filter algorithm for tracking application is provided. The most
relevant previous studies are discussed in more details in this chapter to help
understand the difference between the proposed work and the others. In the next




In this chapter, we provide a discussion of parallel processing technologies
which will help understand the implementation method presented later in this
thesis. A detailed illustration of the concept of CUDA programming is provided.
4.1 Basics of Parallel Computing
4.1.1 Serial Computing
Traditionally, programs have been written for serial execution. This meant
that problems were solved by dividing them into a discrete series of
instructions [33]. These discrete instructions are then executed on the CPU of a
computer one by one. Only one instruction may be executed at any moment in
time. After one instruction is done, the next one starts. Fig. 4.1 describes the
serial computing. A real analogy of this would be people standing in a queue
waiting for ordering food, and there is the only cashier serving one customer by
one customer.
4.1.2 Parallel Computing
Parallel computing solves a computational problem by using computing
resources simultaneously [33]. This means that the problems are broken into
discrete parts that can be solved and executed concurrently. Each part is further
broken into a series of instructions. Instructions execute simultaneously on
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Figure 4.1: Illustration of serial computing.
Figure 4.2: Illustration of parallel computing.
processors. Fig. 4.2 describes the parallel computing process.
A common method of parallel computing is multithreading. The tasks are
split up and ran on different threads on the CPU, which decreases the total
execution time. This is because multithreading uses the potential ability of each
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thread and executes the tasks of the program simultaneously on threads.
Multithreading shows its significant advantage in the case that the tasks have the
same runtime and their processes do not depend on each other. However, in the
case of the tasks which are dependent relations, for example one task needs the
result obtained from another task, in this case, the speed-up does not present
significantly. It is relatively simple to accomplish multithreading on CPU
compared to other parallel methods, such as CUDA programming, which is
described next in this chapter.
4.1.3 GPGPU
When we talk about GPU, we usually think of applications and programs
that are graphical interfaces of some sort [34]. For example, utilizing GPU is one
of the most popular ways to use the graphical power of a GPU. A GPGPU is the
use of not only graphics but also to handle computational tasks as CPU does.
Specially, GPUs outperform most CPUs when handling the computational tasks
that are highly parallelized. GPGPU, as a kind of parallel processing, allows
programs to access the GPU alongside the CPU to speed up the overall
performance of the computing tasks. GPGPU increases the efficiency by
transferring some operations from CPU to GPU. Since GPUs are optimized to
process vector or matrix calculations, they can be even more efficient than CPUs
when processing some instructions [35]. These characteristics make a GPGPU an
ideal choice to deal with computational problems. GPGPU is done by using
programming languages that allow the CPU and GPU cooperate in operation
system. The most popular such technique is CUDA programming.
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4.2 CUDA Programming
In 2006, NVIDIA introduced CUDA, a general-purpose parallel computing
platform, and a programming model for GPUs, which can help solve many
complex computational problems more efficiently compared to CPUs. CUDA
provides developers a standard programming language such as C to utilize the
cores on GPU [36]. Usually, the more cores a GPU has, the more efficiently it can
reach. In this thesis, we use NVIDIA Tesla K40c, which has 2880 CUDA cores.
The CUDA programming model is a heterogeneous model in which both
CPU and GPU are utilized. In CUDA, the host refers to the CPU and its
memory, and the device refers to the GPU and its memory. Code executed on
the host is capable of managing memory on both the host and the device and
also launch kernels, which are special functions executed on the device. These
kernels are executed by many GPU threads in parallel. A typical sequence of
operations is given below:
• Declare and allocate host and device memory.
• Initialize host data.
• Transfer data from the host to the device.
• Launch kernels.
• Transfer result from device to the host.
A simple example of vector addition using CUDA programming is presented
below in Fig. 4.3. The detailed illustration of this example is given below.
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1 // Device code
2 g l o b a l void VecAdd( f l o a t ∗ A, f l o a t ∗ B, f l o a t ∗ C, i n t N)
3 {
4 i n t i = blockDim . x ∗ blockIdx . x + threadIdx . x ;
5 i f ( i < N)
6 C[ i ] = A[ i ] + B[ i ] ;
7 }
8
9 // Host code
10 i n t main ( )
11 {
12 i n t N = . . . ;
13 s i z e t s i z e = N ∗ s i z e o f ( f l o a t ) ;
14
15 // Al l o ca t e input ve c to r s h A and h B in host memory
16 f l o a t ∗ h A = ( f l o a t ∗) mal loc ( s i z e ) ;
17 f l o a t ∗ h B = ( f l o a t ∗) mal loc ( s i z e ) ;
18
19 // I n i t i a l i z e input ve c t o r s
20 . . .
21
22 // Al l o ca t e v e c t o r s in dev i ce memory
23 f l o a t ∗ d A ;
24 cudaMalloc(&d A , s i z e ) ;
25 f l o a t ∗ d B ;
26 cudaMalloc(&d B , s i z e ) ;
27 f l o a t ∗ d C ;
28 cudaMalloc(&d C , s i z e ) ;
29
30 // Copy vec to r s from host memory to dev i ce memory
31 cudaMemcpy(d A , h A , s i z e , cudaMemcpyHostToDevice ) ;
32 cudaMemcpy(d B , h B , s i z e , cudaMemcpyHostToDevice ) ;
33
34 // Invoke ke rne l
35 i n t threadsPerBlock = 256 ;
36 i n t blocksPerGrid =
37 (N + threadsPerBlock − 1) / threadsPerBlock ;
38 VecAdd<<<blocksPerGrid , threadsPerBlock>>>(d A , d B , d C , N) ;
39
40 // Copy r e s u l t from dev i ce memory to host memory
41 // h C conta in s the r e s u l t in host memory
42 cudaMemcpy(h C , d C , s i z e , cudaMemcpyDeviceToHost ) ;
43
44 // Free dev i ce memory
45 cudaFree (d A) ;
46 cudaFree ( d B ) ;
47 cudaFree (d C) ;
48
49 // Free host memory
50 . . .
51 }
Figure 4.3: CUDA example of vector adding [1].
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4.2.1 Host Code
The function VecAdd is the kernel that executes on the GPU, and the
main function is the host code. The main function declares three vectors A, B,
and C. The pointers h A and h B point to the host vectors, allocated with
malloc, and the pointers d A, d B, and d C points to device vectors allocated
with the cudaMalloc function from the CUDA runtime API. The host and
device in CUDA have separate memory spaces, both of which can be managed
from the host code. In order to initialize the device vectors, the data is copied
from h A and h B to the corresponding device vectors d A and d B using
cudaMemcpy, which works like the stardard C memcpy function, except that it
takes an argument which specifies the direction of the copy.
cudaMemcpyHostToDevice is used to specify that.
In order to get the result back to the host, after running the kernel the
data is copied from the device vector pointed to by d C to the host vector
pointed to by h C by using cudaMemcpy and cudaMemcpyDeviceToHost.
The VecAdd is launched by the function in line 38 Fig. 4.3. The
arguments in this function indicate the execution configuration, which describes
the number of threads and blocks executed int this kernel. The CUDA thread is
the basic unit of execution in a two-level hierarchy: blocks and grids. Threads
exchange data through shared memory and global memory, respectively, in the
same block or different blocks. Threads blocks and grids can have one, two, or
three dimensions. After the kernel is finished, it is necessary to free any allocated
memory, which is shown in line 44 Fig. 4.3. For device, cudaFree() is called.
39
1 // Device code
2 g l o b a l void VecAdd( f l o a t ∗ A, f l o a t ∗ B, f l o a t ∗ C, i n t N)
3 {
4 i n t i = blockDim . x ∗ blockIdx . x + threadIdx . x ;
5 i f ( i < N)
6 C[ i ] = A[ i ] + B[ i ] ;
7 }
Figure 4.4: Device code.
4.2.2 Device Code
In CUDA, the kernels described in Fig. 4.4 such as VecAdd are defined
by using global declaration specifier. Variables defined within device code
do not need to be specified as device variables because they are assumed to reside
on the device. The i and N variables are stored as local memory by each each in
a register, and the pointers A, B , and C are the pointers stored as global memory
to the device memory address space. The kernel is executed by multiple threads
in parallel. If we want each thread to process an element of the vector, we need
to specify an index to identify each thread. In CUDA, the variables blockDim,
blockIdx, and threadIdx are the predefined variables which are of type
dim3. The variables blockDim indicates the dimensions of each thread block as
specified in the second execution configuration parameter for launching the
kernel. The variables blockIdx, and threadIdx indicate the index of the
thread within its block and the block within its gird, respectively. The global
index i is used to access the elements of vector. In each thread, the addition of




In this chapter, an introduction of parallel programming using CUDA is
provided. This will help to understand the key method of parallel programming
technology employed in this thesis. A detailed description of CUDA programming
is given by using an example of vectors addition. In the next chapter, the
detailed CUDA based implementation of the particle filter algorithm is described.
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CHAPTER 5
CUDA-Based Implementation of the Particle Filter
This chapter describes the CUDA implementation proposed in this thesis.
The description will follow the flowchart of the implementations from Fig. 2.4 to
illustrate how the parallel program executes on both CPU and GPU to exploit
the GPU’s parallelism towards better execution time.
5.1 The Flowchart of the CUDA-Based Implementation of the
Particle Filter Algorithm
Implementing an algorithm to execute on a GPU is more complicated
than only doing it to execute on a CPU. The programmer must have a good
understanding of achievable parallelization degree and of data locality, which are
the most critical design aspects for parallelization with CUDA. That is because
the delay penalty for global data accessing is relatively high and may overwhelm
the gains obtained by parallelization. Hence, in this thesis, the initialization step
of particles for the first frame of the video is processed on the host. The task of
the initialization step is to generate all the particles in the center of the ROI. All
the particles have the same location information with zero weight. In fact, it is
not worthy of parallelizing the initialization on GPU. This is because the
computation of the initialization step is relatively small compared to the
likelihood function, which accounts for more than 80% of the execution time of
the sequential CPU implementation.
After the initialization step is done, the algorithm moves to the transition
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step. In this step, the predicted particles are generated from a Gaussian
distribution on the host first. It is after the initialization step that the likelihood
function is called. This function is parallelized using CUDA in this thesis. The
same memory size of particles is allocated on the device, and then the particles
are copied from the host to the device. Once we have the same particles on the
device, the kernel function of the likelihood calculation is launched. On the
device, the calculation of the likelihood function for each particle is executed by
separate threads. Specifically, in each thread, the ROI is converted from RGB
color channels to HSV channels. In order to compare the Bhattacharyya distance
between predicted particles and initial particles to decide the weights for each
predicted particle, the histogram of the Hue channel is computed. After the
calculation of the color feature, the Hue histogram is normalized within the (0,1)
range. This is because after normalization, the Hue histogram is easily used to
compare the Bhattacharyya distance between the particles. Once all the threads
are synchronized to finish the processing of the kernel function. The particles are
copied back to the host, which are used by the CPU for the next computation
descried in Normalization and Resampling steps described in Chapter 2. The
flowchart of CUDA-based implementation of the particle filter algorithm is shown
in Fig. 5.1.
5.2 Detailed Description of The CUDA-based Implementation
Next, we will provide the detailed CUDA-based implementation of the
particle filter algorithm, including the preparatory work to transferring the data
and the CUDA kernel that computes the likelihood function for particles.
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Figure 5.1: Illustration of the CUDA-based implementation of the particle filter
algorithm.
5.2.1 Preparatory Work
As described in Chapter 3, the data stored in the system RAM is not
accessible by the device. The same data set of particles should be created on the
device first, before launching any kernels on the device. However, in the
sequential design, the particles are stored in the dogs vector, and copying this
vector data back and forth from the system RAM to the device global memory is
not feasible. The vectors have to be transferred to the arrays first on the host,
and then the arrays are to be copied to the device memory for parallel
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1 void DogArr : : iniDogArr ( i n t num)
2 {
3 n = num;
4 fw = new in t [ n ] ;
5 fh = new in t [ n ] ;
6 x0 = new f l o a t [ n ] ;
7 y0 = new f l o a t [ n ] ;
8 xp = new f l o a t [ n ] ;
9 yp = new f l o a t [ n ] ;
10 x = new f l o a t [ n ] ;
11 y = new f l o a t [ n ] ;
12 sp = new f l o a t [ n ] ;
13 s = new f l o a t [ n ] ;
14 width = new f l o a t [ n ] ;
15 he ight = new f l o a t [ n ] ;
16 weight = new f l o a t [ n ] ;
17 h i s t = new f l o a t [ 2 5 6 ] ;
18 }
19
20 void DogArr : : i n i t iDogAr r ( i n t i , const i n t fw , const i n t fh , const
cv : : Rect &rect , cv : : Mat ∗ h i s t )
21 {
22 f o r ( i n t i = 0 ; i < 256 ; i++)
23 {
24 th i s−>h i s t [ i ] = h i s t−>at<f l o a t >( i ) ;
25 }
26 }
Figure 5.2: Function that initializes DogArr and prepares to store particles infor-
mation obtained from Dog Vector.
computing. In Fig. 5.2, The DogArr::iniDogArr function creates a series of
arrays that will store the data of particles obtained from vectors on the host.
Furthermore, the arrays have the same size as the number of the particles. The
DogArr::init iDogArr function assigns the same histogram feature to each
particle that is stored in an array hist. This is because in the initialization
session, all the particles are located in the center of the ROI, and therefore they
have the same color histograms.
Once we have the information of all the particles, the process of copying
data to the global memory on GPU can be started. This is described in Fig. 5.3.
The DogArr::iniDogArr d allocates the memory space for the particles on
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1 void DogArr : : in iDogArr d ( i n t num, DogArr ∗tDogArr )
2 {
3 CUDAError t mStatus ;
4
5 n = num;
6 is GPU = true ;
7 CUDAMalloc(&fw , n ∗ s i z e o f ( i n t ) ) ;
8 CUDAMalloc(&fh , n ∗ s i z e o f ( i n t ) ) ;
9
10 CUDAMalloc(&x0 , n ∗ s i z e o f ( f l o a t ) ) ;
11 CUDAMalloc(&y0 , n ∗ s i z e o f ( f l o a t ) ) ;
12 CUDAMalloc(&xp , n ∗ s i z e o f ( f l o a t ) ) ;
13 CUDAMalloc(&yp , n ∗ s i z e o f ( f l o a t ) ) ;
14
15 CUDAMalloc(&x , n ∗ s i z e o f ( f l o a t ) ) ;
16 CUDAMalloc(&y , n ∗ s i z e o f ( f l o a t ) ) ;
17 CUDAMalloc(&sp , n ∗ s i z e o f ( f l o a t ) ) ;
18 CUDAMalloc(&s , n ∗ s i z e o f ( f l o a t ) ) ;
19
20 CUDAMalloc(&width , n ∗ s i z e o f ( f l o a t ) ) ;
21 CUDAMalloc(&height , n ∗ s i z e o f ( f l o a t ) ) ;
22 CUDAMalloc(&weight , n ∗ s i z e o f ( f l o a t ) ) ;
23
24 mStatus = CUDAMalloc(&h i s t d , 256 ∗ s i z e o f ( f l o a t ) ) ;
25 i f (mStatus != CUDASuccess )
26 {
27 p r i n t f ( ”Error 1” ) ;
28 re turn ;
29 }
30 }
Figure 5.3: Function to allocate memory for the particles on GPU.
the device using CUDAMalloc, which is similar to the way memory is allocated
on the device in the simple CUDA example described in Fig. ??. As shown, using
CUDAError t allows for the programmer to check the errors while compiling the
program. All of these operations are done during the Initialization session of the
CUDA-based implementation. The Initialization only happens on the first frame
of the prerecorded video or real-time stream. After that, the algorithm moves to
the Transition step, which is done for every frame except the first frame.
In the Transition step, the initial particles are first updated to the
predicted particles by applying a second-order, auto-regressive dynamical model
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1 void DogArr : : f r e sh iDog ( i n t i , Dog ∗ idog )
2 {
3 fw [ i ] = (∗ idog ) . fw ;
4 fh [ i ] = (∗ idog ) . fh ;
5 x0 [ i ] = (∗ idog ) . x0 ;
6 y0 [ i ] = (∗ idog ) . y0 ;
7 xp [ i ] = (∗ idog ) . xp ;
8 yp [ i ] = (∗ idog ) . yp ;
9 x [ i ] = (∗ idog ) . x ;
10 y [ i ] = (∗ idog ) . y ;
11 sp [ i ] = (∗ idog ) . sp ;
12 s [ i ] = (∗ idog ) . s ;
13
14 width [ i ] = (∗ idog ) . width ;
15 he ight [ i ] = (∗ idog ) . he ight ;
16 weight [ i ] = (∗ idog ) . weight ;
17 }
Figure 5.4: Function to fill in the arrays with the predicted particles.
given in equation 2.4. This step is processed on the host. These predicted
particles are copied to the arrays on the host and then they fill in the memory
space which is already allocated on the device, as shown in Fig. 5.4 and Fig. 5.5.
The DogArr::fresh iDog and DogArr::freshDogArr d functions
are executed only once for each new frame in the video stream. These two
functions ensure that on the device global memory, for every frame, the predicted
particles always come from the step of the generation of predicted particles which
is done on the host. Then, on the device kernel functions, these predicted
particles is used to calculate the new color histograms for predicted particles and
decide their weights. Before jumping into the detailed description of CUDA
kernels, there is one remaining problem to be discussed. That is the fact that in
OpenCV, the images are usually stored in cv::Mat which is a basic image
container with two data parts [37]: the matrix header (containing information
such as the size of the matrix, the method used for storing image, at which
address is the matrix stored, and so on) and a pointer to the matrix containing
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1 void DogArr : : f reshDogArr d ( i n t num, DogArr ∗tDogArr )
2 {
3 CUDAError t mStatus ;
4
5 n = num;
6 is GPU = true ;
7 CUDAMemcpy(x , tDogArr−>x , n ∗ s i z e o f ( f l o a t ) ,
CUDAMemcpyHostToDevice) ;
8 CUDAMemcpy(y , tDogArr−>y , n ∗ s i z e o f ( f l o a t ) ,
CUDAMemcpyHostToDevice) ;
9 CUDAMemcpy( s , tDogArr−>s , n ∗ s i z e o f ( f l o a t ) ,
CUDAMemcpyHostToDevice) ;
10 CUDAMemcpy(width , tDogArr−>width , n ∗ s i z e o f ( f l o a t ) ,
CUDAMemcpyHostToDevice) ;
11 CUDAMemcpy( height , tDogArr−>height , n ∗ s i z e o f ( f l o a t ) ,
CUDAMemcpyHostToDevice) ;
12
13 mStatus = CUDAMemcpy( h i s t d , tDogArr−>h i s t , 256 ∗ s i z e o f ( f l o a t
) , CUDAMemcpyHostToDevice) ;
14 i f (mStatus != CUDASuccess )
15 {
16 p r i n t f ( ”Error 5” ) ;
17 re turn ;
18 }
19 }
Figure 5.5: Function that copies predicted particles from host RAM to device
global memory.
the pixel values. Not only the particles need to be transferred to the device, but
also the images. In order to transfer image values to the host, the matrix mat is
copied to an array. In Fig. 5.6, Police d::mat2float function transfers the
pixels of an image to an array f. Then, at<uchar3> is used to visit the element
of the image matrix, where uchar3 indicates the type and length of the element
in the matrix. In the case of uchar3, the type of the element is unsigned
char, and its length is 3, which correspond to the blue, green, and red channels
for a single pixel in an image. Fig. 5.7 illustrates the processes of allocation and
of memory copying of images to the device. At this point, all the necessary data
from the host for parallel computation of the likelihood function is on the device
global memory.
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1 void Po l i c e d : : mat2 f loat ( cv : : Mat &mat , f l o a t ∗ f )
2 {
3
4 f o r ( i n t i = 0 ; i < mat . rows ; i++)
5 {
6 f o r ( i n t j = 0 ; j < mat . c o l s ; j++)
7 {
8 uchar3 v = mat . at<uchar3>( i , j ) ;
9
10 f [ ( i ∗mat . c o l s + j ) ∗ 3 + 0 ] = ( f l o a t ) v . x ;
11 f [ ( i ∗mat . c o l s + j ) ∗ 3 + 1 ] = ( f l o a t ) v . y ;





Figure 5.6: Function to copy images to the array.
1 CUDAError t mStatus ;
2 i f ( f==NULL)
3 {
4 f = new f l o a t [ frame . rows∗ frame . c o l s ∗ 3 ] ;
5 CUDAMalloc(&f d , frame . rows∗ frame . c o l s ∗ 3 ∗ s i z e o f ( f l o a t )
) ;
6 }
7 mat2 f loat ( frame , f ) ;
8 mStatus = CUDAMemcpy( f d , f , frame . rows∗ frame . c o l s ∗ 3 ∗
s i z e o f ( f l o a t ) , CUDAMemcpyHostToDevice) ;
9 i f ( mStatus != CUDASuccess )
10 {
11 p r i n t f ( ”Error 5” ) ;
12 re turn ;
13 }
Figure 5.7: Function to transfer the images to device.
5.2.2 Kernel Implementation
The CUDA kernel functions parallelize the likelihood function on the
device. The likelihood function is responsible for the calculation of Hue
histograms for the particles and for the comparison of their histograms to finally
evaluate the estimation of the particles and to decide their weights. The
theoretical equation of this step is equation 2.15 in Chapter 2. The likelihood
function of the original implementation executed on CPU is named
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1 f l o a t Dog : : l i k e l i h o o d ( const cv : : Mat &frame ) {
2 i n t c = cvRound ( th i s−>x ) ;
3 i n t r = cvRound ( th i s−>y ) ;
4 i n t w = cvRound ( th i s−>width ∗ th i s−>s ) ;
5 i n t h = cvRound ( th i s−>he ight ∗ th i s−>s ) ;
6
7 cv : : Mat imgROI = frame ( cv : : Rect ( c − w / 2 , r − h / 2 , w, h) ) ;
8 cv : : Mat ∗ h i s t = pHist−>getHueHistogram ( imgROI , 40) ;
9 f l o a t d sq = 1 .0 f − cv : : compareHist (∗ th i s−>h i s t , ∗ h i s t ,
CVCOMPBHATTACHARYYA) ;
10
11 re turn std : : exp (100 ∗ d sq ) ;
12 }
Figure 5.8: Function that calculates Hue histogram for each predicted particle and
assigns the weight based on its Bhattacharyya distance with respect to the original
particle.
likelihood and given in Fig. 5.8 to provide a clear understanding of its
operation and a comparison compared to its CUDA version on the device. In the
CUDA-based implementation, the kernel, shown in Fig. 5.9, is very simple. In
this figure, ith indicates the index for thread calculation based on the
blockIdx, blockDim, and threadIdx, which are discussed in Chapter 3.
The likelihood d function is the CUDA version of the likelihood on the
device. The result of likelihood d will be saved to the weight array after
running on a particular index.
In this thesis, we program using CUDA the likelihood d function to
replace it with a kernel function, which will be executed on the device. The
source code of likelihood d is shown in Fig. 5.10. The device specifier
indicates that the device functions can only be called by other device or global
functions and cannot be called by host code. It is executed only on the device.
If we compare Fig. 5.8 and 5.10, we can see that the CUDA
likelihood d function performs the exact same operations as the CPU
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1 g l o b a l void dog Run d ( i n t threadNum , i n t n , f l o a t ∗ frame , i n t
rows , i n t co l s ,
2 f l o a t ∗x , f l o a t ∗y , f l o a t ∗width , f l o a t ∗height , f l o a t ∗ s ,
f l o a t ∗ h i s t , f l o a t ∗ weight
3 )
4 {
5 const i n t i = blockIdx . x ;
6 const i n t j = threadIdx . x ;
7
8 i n t i t h = i ∗threadNum + j ;





14 weight [ i t h ] = l i k e l i h o o d d ( i th , frame , rows , co l s , x , y ,
width , height , s , h i s t , weight ) ;
15 }
Figure 5.9: CUDA kernel implementation.
function. Specifically, first the image ROI (i.e., imgROI) is drawn by two loops,
as described in lines 4 to 31 in Fig. 5.10. Next, the imgROI is used in the
calculations of the Hue histogram. The programming of this part is significantly
more difficult compared to other portions of the code. This is because OpenCV,
as an open-source library for computer vision, provides so many built-in
functions for programmers. Some of them are not available for GPU devices. The
getHueHistogram function of CPU implementation in line 8 of Fig. 5.8 calls
several built-in functions from the OpenCV library, which contribute to the
calculations of the color histogram, as described in Fig. 5.11. In that figure,
cv::cvtColor, cv::calcHist, and cv::normalize are utilized to
compute the Hue histogram for each particle. In order to be able to execute these
functions on the device, we re-write these functions.
On the device, the ColorHistogram d getHueHistogram function
shown in Fig. 5.12 covers the operations done by cv::cvtColor,
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1 d e v i c e f l o a t l i k e l i h o o d d ( i n t i th , f l o a t ∗ frame , i n t rows ,
i n t co l s ,
2 f l o a t ∗x , f l o a t ∗y , f l o a t ∗width , f l o a t ∗height , f l o a t ∗ s ,
f l o a t ∗ h i s t , f l o a t ∗ weight )
3 {
4 i n t c = round (x [ i t h ] ) ;
5 i n t r = round (y [ i t h ] ) ;
6 i n t wCol = round ( width [ i t h ] ∗ s [ i t h ] ) ;
7 i n t hRow = round ( he ight [ i t h ] ∗ s [ i t h ] ) ;
8
9 f l o a t imgROI [maxRow∗maxRow ∗ 3 ] ;
10
11 i f ( c + wCol / 2 > c o l s ) c = c o l s − wCol / 2 ;
12 i f ( c − wCol / 2 < 0) c = wCol / 2 ;
13 i f ( r + hRow / 2 > rows ) r = rows − hRow / 2 ;
14 i f ( r − hRow / 2 < 0) r = hRow / 2 ;
15
16 i n t iRow , iCol , iD ;
17 f o r ( i n t i = 0 ; i < hRow; i++)
18 {
19 f o r ( i n t j = 0 ; j < wCol ; j++)
20 {
21 iCo l = c − wCol / 2 + j ;
22 iRow = r − hRow / 2 + i ;
23 iD = ( iRow∗ c o l s + iCo l ) ∗ 3 ;
24
25 {
26 imgROI [ ( i ∗wCol + j ) ∗ 3 + 0 ] = frame [ iD + 0 ] ;
27 imgROI [ ( i ∗wCol + j ) ∗ 3 + 1 ] = frame [ iD + 1 ] ;





33 ColorHistogram d pHist2 ;
34 Co lorHi s togram d In i t ( pHist2 ) ;
35
36 f l o a t norma l h i s t0 [ 2 5 6 ] ;
37 ColorHistogram d getHueHistogram ( pHist2 , imgROI , hRow, wCol ,
40 , norma l h i s t0 ) ;
38
39 f l o a t d i s t anc e = 1 .0 f − BhattacharyyaDistance ( pHist2 , h i s t ,
norma l h i s t0 ) ;
40 d i s t ance = exp (100 .0 f ∗ d i s t anc e ) ;
41
42 re turn d i s t ance ;
43 }
Figure 5.10: Likelihood function on device.
cv::calcHist, and cv::normalize. First, the bgr2hsv function shown in
lines 1 to 30 of Fig. 5.13 applies the equation used to convert Blue, Green, and
Red color space to Hue, Saturation, and Value color space. The BGR2HSV
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1 cv : : Mat ∗ColorHistogram : : getHueHistogram ( const cv : : Mat &image , i n t
minSaturat ion ) {
2 cv : : Mat ∗ h i s t = new cv : : Mat ( ) ;
3 cv : : Mat hsv ;
4 cv : : cvtColor ( image , hsv , CV BGR2HSV) ;
5
6 cv : : Mat mask ;
7
8 i f ( minSaturat ion > 0) {
9 std : : vector<cv : : Mat> v ;
10 cv : : s p l i t ( hsv , v ) ;
11




15 cv : : c a l cH i s t (&hsv , 1 , channels , mask , ∗ h i s t , 1 , h i s t S i z e ,
ranges ) ;
16 cv : : Mat ∗ norma l h i s t = new cv : : Mat ( ) ;
17 cv : : normal ize (∗ h i s t , ∗ normal h i s t , 1 . 0 ) ;
18
19 re turn norma l h i s t ;
20 }
Figure 5.11: Function that calculates of Hue histogram on CPU.
function shown in lines 31 to 48 of Fig. 5.13 calls the bgr2hsv function that
defines the operation for color space conversion and converts the imgROi from
Blue, Green, and Red color space to Hue, Saturation, and Value color space. The
OpenCV documentation provides the details about the color space conversion, as
shown in equation 5.1. Next, once the HSV color space is available, the device
function moves to the calculation of Hue histogram, which is shown in lines 5 to
53 of Fig. 5.12. The histogram is a very important feature for image processing,
as a graphical representation of the distribution data [38]. A Hue histogram gives
the distribution of the Hue value of pixel intensities in a digital image. In this
thesis, the image pixel uses 8 bits, and so the range of Hue is 0− 255.
Furthermore, we set the bin size to 256 so that it would be relatively easy to
count the number of pixels that fall in the range of each bin because the Hue
value of the pixel indicates its bin range. In order to compare the Bhattacharyya
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distance between the particles easily, the result of the histogram is normalized to









60(G−B)/(V −min(R,G,B)), V = R
120 + 60(B −R)/(V −min(R,G,B)), V = G
240 + 60(R−G)/(V −min(R,G,B)), V = B,
(5.1)
where H is the Hue channel , S is the Saturation channel, and V is the Value





where i, j are the index of the element in Hue Histogram and src is the Hue
histogram. The ColorHistogram d getHueHistogram function from Fig.
5.12 returns the normalized Hue histogram array, which is used to compare the
Bhattacharyya distance with the Hue histogram of the particle from last frame as
shown in Fig. 5.14. Their difference finally decides the weights of the predicted
particles. The Bhattacharyya distance is used to measure the overlap between
the two histograms. A small value result indicates a good match and a large
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value result indicates a poor match. The equation for computing the









where H1(I) and H2(I) represent the elements of the Hue Histograms. H1 and
H2 represent the mean of Hue Histograms.
Once the calculation of the Bhattacharyya distance is done, the CUDA
likelihood d function returns the distance result to the weights array, as
shown in line 14 of Fig. 5.9. This indicates the kernel function dog Run d has
finished the task on the GPU device. CUDADeviceSynchronize() is used to
synchronize all the threads to check the status whether all the current tasks are
completed and returns CUDASuccess. After threads synchronization, the
weights array is copied from the GPU memory to the host RAM memory to
dogArr. Then it is transferred to dogs vector defined on CPU. CUDAFree()
is called to free any allocated memory that defined on the host. For the host
memory, it is free().
The implementation of likelihood d function on GPU is completed,
when dogs vector on CPU receives the new weight values for the predicted
particles. Then, the algorithm continues to the Normalization and Resampling
steps described in Fig. 5.1.
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5.3 Summary
In this chapter, we presented the CUDA-based implementation of the
likelihood calculation of each particle discussed in Chapter 2. The performance
comparison and its application on real-time streams of the CUDA-based
implementation will be investigated in Chapter 5.
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1 d e v i c e void ColorHistogram d getHueHistogram ( ColorHistogram d
&data , f l o a t image [maxRow∗maxRow ∗ 3 ] , i n t rows , i n t co l s , i n t
minSaturation , f l o a t norma l h i s t0 [ 2 5 6 ] )
2 {
3 BGR2HSV( image , rows , c o l s ) ;
4
5 i n t mask [maxRow∗maxRow ] ;
6 {
7 f o r ( i n t i = 0 ; i < rows ; i++)
8 {
9 f o r ( i n t j = 0 ; j < c o l s ; j++)
10 {
11 i n t v = image [ ( i ∗ c o l s + j ) ∗ 3 + 1 ] ;
12
13 i f (v>minSaturat ion )
14 {
15 mask [ i ∗ c o l s + j ] = 1 ;
16 }
17 e l s e
18 {






25 f l o a t max = 1e−10;
26
27
28 f o r ( i n t iH = data . ranges [ 0 ] [ 0 ] ; iH < data . ranges [ 0 ] [ 1 ] ; iH++)
29 {
30 norma l h i s t0 [ iH ] = 0 . 0 ;
31 }
32
33 i n t v4 = 0 ;
34 f o r ( i n t i = 0 ; i < rows ; i++)
35 {
36 f o r ( i n t j = 0 ; j < c o l s ; j++)
37 {
38 v4 = ( i n t ) image [ ( i ∗ c o l s + j ) ∗ 3 + 0 ] ;





44 f o r ( i n t iH = data . ranges [ 0 ] [ 0 ] ; iH < data . ranges [ 0 ] [ 1 ] ; iH++)
45 {
46 max += normal h i s t0 [ iH ] ∗ norma l h i s t0 [ iH ] ;
47 }
48 max = sq r t (max) ;
49 f o r ( i n t iH = data . ranges [ 0 ] [ 0 ] ; iH < data . ranges [ 0 ] [ 1 ] ; iH++)
50 {




Figure 5.12: Function to calculate of the Hue histogram on device.
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1 d e v i c e i n t bgr2hsv ( f l o a t b , f l o a t g , f l o a t r , f l o a t &h , f l o a t
&s , f l o a t &v)
2 {
3 b /= 255 ;
4 g /= 255 ;
5 r /= 255 ;
6
7
8 f l o a t max = b ;
9 i f ( g > max) max = g ;
10 i f ( r > max) max = r ;
11
12 f l o a t min = b ;
13 i f ( g < min) min = g ;
14 i f ( r < min) min = r ;
15
16 i f ( r == max)
17 h = ( g − b) / (max − min) ;
18 i f ( g == max)
19 h = 2 .0 + (b − r ) / (max − min) ;
20 i f (b == max)
21 h = 4 .0 + ( r − g ) / (max − min) ;
22 h = h ∗ 6 0 . 0 ;
23 i f (h < 0)
24 h = h + 360 . 0 ;
25 v = max ;
26
27 s = (v − min) / v ;
28 i f ( v == 0) s = 0 ;
29 re turn 0 ;
30 }
31 d e v i c e void BGR2HSV( f l o a t image [maxRow∗maxRow ∗ 3 ] , i n t rows ,
i n t c o l s )
32 {
33 f l o a t b ; f l o a t g ; f l o a t r ; f l o a t h ; f l o a t s ; f l o a t v ;
34 f o r ( i n t i = 0 ; i < rows ; i++)
35 {
36 f o r ( i n t j = 0 ; j < c o l s ; j++)
37 {
38 b = image [ ( i ∗ c o l s + j ) ∗ 3 + 0 ] ;
39 g = image [ ( i ∗ c o l s + j ) ∗ 3 + 1 ] ;
40 r = image [ ( i ∗ c o l s + j ) ∗ 3 + 2 ] ;
41 bgr2hsv (b , g , r , h , s , v ) ;
42 image [ ( i ∗ c o l s + j ) ∗ 3 + 0 ] = ( ( h / 2 . 0 ) ) ;
43 image [ ( i ∗ c o l s + j ) ∗ 3 + 1 ] = ( ( s ∗ 255) ) ;





Figure 5.13: Functions to convert RGB to HSV on device.
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1 d e v i c e f l o a t BhattacharyyaDistance ( ColorHistogram d &pHist2 ,
f l o a t ∗H1 , f l o a t H2 [ 2 5 6 ] )
2 {
3 f l o a t H1Avg = 0 . 0 ;
4 f l o a t H2Avg = 0 . 0 ;
5 f l o a t d sq = 0 . 0 ;
6 f l o a t Num = pHist2 . ranges [ 0 ] [ 1 ] − pHist2 . ranges [ 0 ] [ 0 ] + 1 .0 f ;
7 f o r ( i n t iH = pHist2 . ranges [ 0 ] [ 0 ] ; iH <= pHist2 . ranges [ 0 ] [ 1 ] ;
iH++)// f o r ( i n t i = 0 ; i < 256 ; i++)
8 {
9 H1Avg += H1 [ iH ] ;
10 H2Avg += H2 [ iH ] ;
11 d sq += sq r t (H1 [ iH ] ∗ H2 [ iH ] ) ;
12 }
13 H1Avg /= Num;
14 H2Avg /= Num;
15
16 f l o a t d i s = 1 . 0 ;
17 i f ( d sq>1e−10)
18 {
19 H1Avg = 1 .0 f − 1 .0 f / sq r t (H1Avg∗H2Avg) / Num∗d sq ;
20 i f (H1Avg>0)
21 {
22 d i s = sq r t (H1Avg) ;
23 }
24 e l s e
25 {
26 d i s = 1 . 0 ;
27 }
28 }
29 return d i s ;
30 }





In this chapter, we conduct several experiments to investigate the
performance of the CUDA-based implementation of the particle filter algorithm
provided in the previous chapter. The results are compared to those obtained
using the sequential CPU version of the same algorithm.
Each of the tests were performed three times, and the results were
averaged before being included in each table. Four experiments were performed:
• 1) Scalability with image resolution. This experiment tests the performance
of the CUDA-based implementation for different image sizes. When the
number of pixels in each frame increases, the execution time of the
CUDA-based implementation is expected to be significantly shorter than
that of the CPU version.
• 2) Scalability with number of particles. When the number of particles
increases, the speed-up of the particle filter algorithm is expected to be far
better because the processing operations are parallelized for all particles.
• 3) Applying the CUDA implementation to a dynamic or real-time video
stream from an actual web camera. In this thesis, the manual selection of
the initialization of the particle filter algorithm is replaced with automatic
detection. More specifically, face detection is applied to detect the human
faces and initialize the ROI. The selected faces are expected to be tracked
by using the particle filter algorithm.
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• 4) To evaluate the performance of CUDA-based implementation, we
perform the experiments on a video sequences Bolt data set from OTB100
benchmark. A breakdown of the execution times of main stages is shown
next to help understand how the parallel implementation benefits from
CUDA programming.
All tests were performed on a system with the following specifications:
• 3.5 GHz Intel Xeon CPU 8 Cores
• 745 MHz Nvidia Tesla K40C GPU
• PCIe version 3.0
• Ubuntu 18.04 LTS
• Nvidia driver version 390.116
• CUDA Toolkit version 9.1
• OpenCV library 3.4.2
6.1 Results from Testing Different Video Frame Sizes
In order to test the performance on the CUDA version for different image
resolutions, a pre-recorded video with varying resolutions from 640 x 360 pixels
to 3840 x 2160 pixels, was compiled and tested. This video shows a tennis ball
rolling on the floor from left to right. The original video was recorded with the
3840 x 2160 resolution and then downsampled to other resolutions listed above to
test the performance for different resolutions. Each implementation was able to
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Figure 6.1: Variation of the execution time of the particle filter algorithm using
CUDA and CPU implementations with respect to different video resolutions, for
1024 particles.
track the ball. As we expected, the execution times were different in each case.
The comparisons of all execution times of the CUDA and CPU implementations
for different image resolutions are shown in Fig. 6.1, 6.2, 6.3, and 6.4. A
summary of the speed-up is presented in Fig. 6.5.
It can be observed that the runtime of the CUDA-based implementation is
shorter than the one on CPU for all configurations of video resolutions. This is
because the likelihood function for all particles is executed as a parallelized
function by multiple threads. The short execution time of the GPU
implementation compared to the CPU implementation indicates that the
parallelization has been successful in speeding up the execution time. In addition,
we observed that when the video resolution increases, the total execution time
increases for both implementations. This is because in the likelihood
function, the amount of calculations of the Hue histogram is proportional to the
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Figure 6.2: Variation of the execution time of the particle filter algorithm using
CUDA and CPU implementations with respect to different video resolutions, for
3072 particles.
Figure 6.3: Variation of the execution time of the particle filter algorithm using
CUDA and CPU implementations with respect to different video resolutions, for
6144 particles.
number of pixels in the frame. As a result, when the video resolution increases,
the execution time of the main function will increase as well. A summary of all
experiments is shown in Fig. 6.5. In the tests with the same number of the
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Figure 6.4: Variation of the execution time of the particle filter algorithm using
CUDA and CPU implementations with respect to different video resolutions, for
9216 particles.
Figure 6.5: The relative speed-up obtained by the CUDA-based implementation
compared to the CPU implementation with respect to different video resolutions.
particles, the speed-up does not change when the video resolution increases. The
minimum speed-up is around 1.6x when the number of particles is 1024. The
maximum speed-up is 7x when the number of the particles is 9216. This indicates
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that the video resolution does not have a significant impact on the speed-up. The
is because calculation for all the particles are parallelized to each thread and
calculation of the Hue histogram for each particle is processed sequentially in
each thread. The execution time of the calculation of the Hue histogram for a
particle increases because of higher number of the pixels in a frame, hence, the
runtime for both CUDA and CPU implementations increases proportionately.
6.2 Results for Different Numbers of Particles
In this experiment, we tested the CUDA implementation for a varying
number of particles with respect to different video resolutions. The resulting
execution times are shown in Fig. 6.6, 6.7, 6.8, 6.9, and 6.10. We observed that
the CUDA implementation is the fastest in all the tests, as we expected. The
execution time of the CPU implementation increases for all the video resolutions
at a much faster rate as the number of particles increases, but the CUDA-based
implementation maintains its significant advantage. This makes the CUDA
implementation the preferred option when the particle filter algorithm is used to
track objects with a very large number of particles in a high-resolution video.
Fig. 6.6 shows the variation of the execution time for both CUDA and
CPU implementations with a constant resolution of 640 x 360. It can be seen
that when the number of particles is small (e.g., 1024), the CUDA
implementation has a performance similar to that of the CPU implementation.
When the number of particles increases, the execution of CUDA implementation
increases only slightly, which makes the CUDA implementation to maintain a
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Figure 6.6: Variation of the execution time of the particle filter algorithm using
CUDA and CPU implementation with respect to different numbers of particles,
for 640 x 360 video resolution.
Figure 6.7: Variation of the execution time of the particle filter algorithm using
CUDA and CPU implementation with respect to different numbers of particles,
for 856 x 480 video resolution.
significant lead in the performance at large numbers of particles, at different
video resolutions such as 856 x 480, 1280 x 720, 1920 x 1080, and 3840 x 2160 as
shown in Figures 6.7 to 6.10.
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Figure 6.8: Variation of the execution time of the particle filter algorithm using
CUDA and CPU implementation with respect to different numbers of particles,
for 1280 x 720 video resolution.
Figure 6.9: Variation of the execution time of the particle filter algorithm using
CUDA and CPU implementation with respect to different numbers of particles,
for 1920 x 1080 video resolution.
Fig. 6.11 shows the speed-up obtained by the CUDA implementation
when processing a different number of particles. This figure indicates that the
speed-up of the CUDA implementation is affected by the number of particles. No
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Figure 6.10: Variation of the execution time of the particle filter algorithm using
CUDA and CPU implementation with respect to different numbers of particles,
for 3840 x 2160 video resolution.
matter which resolution of the video is, the speed-up obtained by the CUDA
implementation remains the same. Nevertheless, it needs to be noticed that the
resolutions of the video actually influence the total execution time of the CUDA
implementation. Higher resolution video takes longer to process the computation.
The reason behind that is the computation for each particle is parallelized in the
threads executed on GPU using CUDA programming.
Fig 6.12 shows snapshots of the tracking of a ball by the CUDA
implementation on our prerecorded video dataset.
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Figure 6.11: The relative speed-up obtained by the CUDA-based implementation









Figure 6.13: Four frames selected from the CUDA-based implementation with face
detection.
6.3 Results for the Real-time Video Streams in Dynamic Surveillance
Scenario
In order to test the performance of the CUDA-based implementation in a
dynamic surveillance scenario, we tested it on a real-time video stream obtained
from an actual web camera. In the initialization step of the particle filter
algorithm, the manual selection of the target is replaced by the face detection
using Haar cascade classifier. Haar cascade classifier is a machine learning based
approach in which a cascade function is trained with a set of input data.
OpenCV includes such pre-trained classifiers for face, eyes, body, etc. Therefore,
the pre-trained classifier haarcascade frontalface alt.xml was used to detect a
human face in the following experiments.
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Several frames from this experiment are shown in Fig. 6.13. It can be seen
that the faces have been detected automatically in the video stream by a web
camera without human intervention. When the faces move around in the screen,
the faces can still be tracked successfully on the following frames. The resolution
of the video stream is 640 x 480 pixels, which is a common resolution for a web
camera. In this experiment, the CUDA-based implementation with face detection
can achieve the average speed-up of 6.5x compared to the CPU implementation.
The original FPS of the video stream by a web camera is 30 FPS. The
performance of the CUDA-based implementation with face detection can achieve
20 FPS for 6144 particles.
6.4 Results for the Bolt Dataset
In this section, we test the the performance of the CUDA-based
implementation on video sequences from the Bolt dataset benchmark
OTB100 [39]. In the experiments, we used a number of varying particle numbers
from 1024 to 9216. The video resolution is 640 x 360 pixels. The tracking region
is 12 x 17 pixels. The variation of the execution time is shown in Fig. 6.14. As
we expected, the CUDA implementation is faster in all the cases. When the
particles number increases, the execution time of the CPU implementation
increase significantly. However, the execution time of the CUDA implementation
increases at a much slower pace. This demonstrates the advantage of the
CUDA-based implementation.
Fig. 6.15 shows the speed-up obtained by the CUDA implementation
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Figure 6.14: Variation of the execution time of the particle filter algorithm using
CUDA and CPU implementations with respect to different particle numbers, on
the OTB100 benchmark.
Figure 6.15: The relative speed-up obtained by the CUDA-based implementation
compared to the CPU implementation with respect to different numbers of the
particles.
when processing with a different number of particles. As we expected, the
achieved speed-up in most of tests is the same as the speed-ups reported in Fig.
6.11. When the particle number is 9216, the maximum speed-up is 8x.
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Table 6.1 shows the execution time for each processing step of the particle
filter algorithm for both CPU and GPU implementations. As we expected, the
execution time of the Transition step on GPU version is much shorter in all the
cases. This is because the likelihood calculation of particles in Transition step is
parallelized. Note that, execution time of the CPU implementation of this
portion increases at a faster rate as the number of particles increase. In addition,
the Sort and Resample steps take 126 µs and are executed 350 times, which is
approximately 10% of the total execution time. This portion could be
























































































































































































































































































Fig. 6.16 shows snapshots of the tracking result of our CUDA
implementation on the Bolt dataset.
(a) (b)
(c) (d)
Figure 6.16: Tracking results on the Bolt dataset from OTB100 benchmark.
6.5 Further Observations
The CUDA-based implementation of the particle filter algorithm has a
significant advantage to speed up the program. However, the Telsa K40C is still
an old GPU architecture, which was released in 2013. Although K40C is an
expensive GPU aimed at enterprise customers, it is only compute capability 3.5,
meaning that it does not support many new features and performance
improvements available in newer GPUs. For example, the New Geforce 20 series
is developed by Nvidia and was released in 2018. It is based on the latest Turing
architecture and supports compute capability 7.5 and CUDA 10.0, which contain
a lot of new features for high-performance computing and artificial intelligence.
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For example, compared to the last generation of the GPU architecture Pascal, the
computing ability of the newest Turing architecture can achieve 1.4 x faster. Also,
the new GDDR6 VRAM has a larger bandwidth and capability. These features
will dramatically improve the performance of the CUDA-based implementation.
6.6 Summary
In this chapter, several experiments are conducted to investigate the
performance of the CUDA-based implementation of the particle filter algorithm.
We found that the CUDA-based implementation of the particle filter is better
than the CPU implementation. This is because the CUDA-based implementation
take the benefit of the parallel computing ability of GPUs. The CUDA base
implementation was able to obtain the maximum 7.5x speed-up for a 3840 x 2160
video resolution, using 9216 particles, while tracking the a tennis ball. In
addition, a read-time video stream from a web camera was added to the
CUDA-based implementation to track human faces. From the results, we found
that the CUDA implementation can detect and track the faces successfully and
perform 6.5x faster compared to the CPU implementation on execution time.
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CHAPTER 7
Conclusion and Future Work
7.1 Conclusions
The main objective of this thesis is to speed up the execution of the CPU
implementation of the particle filter algorithm for tracking targets using CUDA
programming. First, we profiled the CPU implementation of the particle filter
algorithm to find out that the calculation of the likelihood function accounts
for 80% of the execution time. Therefore, the objective of this thesis is to
parallelize the likelihood function using CUDA programming. Several device
functions were used to implement the operations of the likelihood function
on the GPU, which includes the preparatory work of data, color space conversion,
calculation of Hue histogram, computation of Bhattacharyya distance, and
normalization of the weights for the particles. These tasks for each particle are
programmed using CUDA and executed in parallel by CUDA threads on GPU.
In the experiments, the CUDA based implementation and CPU implementation
were tested to compare the performance of the parallelization of the particle filter
algorithm to the base case. It was confirmed that the particle filter algorithm
benefits from the parallel implementation using CUDA programming, and the
CUDA based implementation was significantly faster than the CPU version. The
CUDA based implementation was able to achieve a maximum 7.5x speed-up for a
3840 x 2160 video resolution, and 9216 particles compared to the CPU
implementation. In addition, the algorithms were tested on a real-time video
stream recorded by a web camera, to detect human faces. The CUDA based
77
implementation was able to detect human faces on the screen and keep tracking
human faces. Our work provides the programming basis for future work on the
particle filter algorithm for tracking human faces in surveillance scenarios.
There are some advantages to the CUDA based implementation. The
CUDA version is faster at all tasks, especially when dealing with a large number
of particles. Compared to traditional serial programming on CPU, CUDA
presented its substantial advantages when executing the algorithm that contained
a large amount of repeated data processing, such as the calculation of the
likelihood function for a large number of times. This characteristic makes CUDA
advantageous especially in some specific applications. Also, the programming
interface of CUDA is based on the standard C language with extensions, which
makes CUDA easier to learn and adopt. One can start to write simple CUDA
programs with the basic programming experience of C language. However,
CUDA is a very different style of programming language and programming
method. It is relatively new and has fewer resources available compared to other
traditional languages (e.g., C, C++). New CUDA versions are frequently
released with new features, and this makes it more challenging for beginners.
However, CUDA has rapid development that brings more and more new features,
which optimizes CUDA programming for future use.
7.2 Future Work
The work in this thesis can be expanded in several directions. First, we
can process many image pixels in parallel. The calculation of each image pixel
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can be parallelized in each thread. This could significantly increase the advantage
of CUDA programming, especially in high-resolution videos. Also, the CUDA
implementation can be compiled and executed on newer GPU architectures, such
as Telsa V100, which is the latest GPU in the Telsa series containing 5120 CUDA
cores and 900GB/sec memory bandwidth, and other new features for CUDA
programming. These new features are expected to provide substantial
improvements for the performance of the CUDA based implementation.
Second, the real-time video stream implemented in the CUDA design by a
web camera is another direction to optimize. The current resolution of the video
stream is 640 x 480. Compared to the mainstream specifications of typical
surveillance systems, 640 x 480 video resolution is relatively low. In future work,
the use of a high-resolution web camera could be added to the CUDA design.
However, with more pixels in the frame, the processing speed for each frame will
slow down. This issue could cause the CUDA based implementation not to meet
the requirement for real-time video stream. However, it may be solved with the
above optimized parallelization of the computation for each pixel.
Finally, the current CUDA based implementation of the particle filter
algorithm only computes the Hue histogram for each particle. The accuracy of
tracking objects will be improved if Saturation and Value could be added into the
calculation of histogram feature for the particles. Future optimization could be to
compute the many histogram bins in parallel. In future work, each particle
computes three histogram bins. The parallelization of histogram bins in each
thread could improve the tracking accuracy of the CUDA based implementation,
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